|
|
PDF SSM4321 Data sheet ( Hoja de datos )
| Número de pieza | SSM4321 | |
| Descripción | Mono 2.9 W Class-D Audio Amplifier | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SSM4321 (archivo pdf) en la parte inferior de esta página. Total 25 Páginas | ||
|
No Preview Available !
Data Sheet
Mono 2.9 W Class-D Audio Amplifier
with Digital Current and Voltage Output
SSM4321
FEATURES
Filterless Class-D amplifier with spread-spectrum
Σ-Δ modulation
Digitized output of output voltage, output current,
and PVDD supply voltage
72 dB signal-to-noise ratio (SNR) on output current sensing
and 77 dB SNR on output voltage sensing
TDM or multichip I2S slave output interface
Up to 4 chips supported on a single bus
8 kHz to 48 kHz operation
I2S/left justified slave output interface
1 or 2 chips supported on a single bus
8 kHz to 48 kHz operation
PDM output interface operates from 1 MHz to 6.144 MHz
2.2 W into 4 Ω load and 1.4 W into 8 Ω load at 5.0 V supply
with <1% total harmonic distortion plus noise (THD + N)
89% efficiency at 5.0 V, 1.4 W into 8 Ω + 0.2 Ω RSENSE speaker
>100 dB signal-to-noise ratio (SNR)
High PSRR at 217 Hz: 86 dB
Amplifier supply operation from 2.5 V to 5.5 V
Input/output supply operation from 1.42 V to 3.6 V
Flexible gain adjustment pin: 0 dB to 12 dB in 3 dB steps
with fixed input impedance of 80 kΩ
<1 μA shutdown current
Smart power-down with loss of BCLK
Short-circuit and thermal protection with autorecovery
Available in a 16-ball, 0.4 mm pitch, 1.74 mm × 1.74 mm WLCSP
Pop-and-click suppression
APPLICATIONS
Mobile phones
MP3 players
Portable electronics
GENERAL DESCRIPTION
The SSM4321 is a fully integrated, high efficiency, Class-D
audio amplifier with digitized output of output voltage, output
current, and the PVDD supply voltage. It is designed to maximize
performance for mobile phone applications. The application circuit
requires a minimum of external components and operates from
a 2.5 V to 5.5 V supply for the amplifier and a 1.42 V to 3.6 V
supply for input/output. The SSM4321 is capable of delivering
2.2 W of continuous output power with <1% THD + N driving
a 4 Ω load from a 5.0 V supply with a 0.1 Ω V/I sense resistor.
The SSM4321 features a high efficiency, low noise modulation
scheme that requires no external LC output filters. The modulation
scheme provides high efficiency even at low output power. The
SSM4321 operates with 89% efficiency at 1.4 W into 8 Ω from
a 5.0 V supply with an SNR of >100 dB.
The SSM4321 includes circuitry to sense output current, output
voltage, and the PVDD supply voltage. Current sense is performed
using an external sense resistor that is connected between an
output pin and the load. The output current and voltage are sent
to ADCs with 16-bit resolution; the PVDD supply voltage is sent
to an ADC with 8-bit resolution.
The outputs of these ADCs are available on the TDM or I2S
output serial port. The SLOT pin is used to determine which of
four possible output slots is used on the TDM interface. A stereo
I2S interface can be selected by reversing the pin connections for
BCLK and FSYNC. Also, a direct PDM bit stream of voltage and
current data can be selected via the SLOT pin.
Spread-spectrum pulse density modulation (PDM) is used to
provide lower EMI-radiated emissions compared with other
Class-D architectures. The inherent randomized nature of
spread-spectrum PDM eliminates the clock intermodulation
(beating effect) of several amplifiers in close proximity.
The SSM4321 produces ultralow EMI emissions that significantly
reduce the radiated emissions at the Class-D outputs, particularly
above 100 MHz. The ultralow EMI emissions of the SSM4321 are
also helpful for antenna and RF sensitivity problems.
The device includes a highly flexible gain select pin that requires
only one series resistor to select a gain setting of 0 dB, 3 dB, 6 dB,
9 dB, or 12 dB. Input impedance is fixed at 80 kΩ, independent
of the selected gain.
The SSM4321 has a shutdown mode with a typical shutdown
current of <1 μA. Shutdown is enabled by removing the BCLK
input. A clock must be present on the BCLK pin for the part
to operate.
The device also includes pop-and-click suppression circuitry,
which minimizes voltage glitches at the output during turn-on
and turn-off, reducing audible noise on activation and deactivation.
The SSM4321 is specified over the industrial temperature range
of −40C to +85C. It has built-in thermal shutdown and output
short-circuit protection. It is available in a halide-free, 16-ball,
0.4 mm pitch, 1.74 mm × 1.74 mm wafer level chip scale package
(WLCSP).
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2012 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
SSM4321
Data Sheet
SPECIFICATIONS
PVDD = 5.0 V, IOVDD = 1.8 V, fS = 24 kHz with I2S output, TA = 25°C, RL = 8 Ω +33 µH, unless otherwise noted. For RL = 8 Ω, use a
200 mΩ V/I sense resistor; for RL = 4 Ω, use a 100 mΩ V/I sense resistor; for RL = 3 Ω, use a 75 mΩ V/I sense resistor.
Table 1.
Parameter
Symbol Test Conditions/Comments
Min Typ Max Unit
DEVICE CHARACTERISTICS
Output Power, RMS
Efficiency
Total Harmonic Distortion
Plus Noise
POUT
η
THD + N
f = 1 kHz, 20 kHz bandwidth
RL = 8 Ω, THD = 1%, PVDD = 5.0 V
RL = 8 Ω, THD = 1%, PVDD = 3.6 V
RL = 8 Ω, THD = 1%, PVDD = 2.5 V
RL = 8 Ω, THD = 10%, PVDD = 5.0 V
RL = 8 Ω, THD = 10%, PVDD = 3.6 V
RL = 8 Ω, THD = 10%, PVDD = 2.5 V
RL = 4 Ω, THD = 1%, PVDD = 5.0 V
RL = 4 Ω, THD = 1%, PVDD = 3.6 V
RL = 4 Ω, THD = 1%, PVDD = 2.5 V
RL = 4 Ω, THD = 10%, PVDD = 5.0 V
RL = 4 Ω, THD = 10%, PVDD = 3.6 V
RL = 4 Ω, THD = 10%, PVDD = 2.5 V
RL = 3 Ω, THD = 1%, PVDD = 5.0 V
RL = 3 Ω, THD = 1%, PVDD = 3.6 V
RL = 3 Ω, THD = 1%, PVDD = 2.5 V
RL = 3 Ω, THD = 10%, PVDD = 5.0 V
RL = 3 Ω, THD = 10%, PVDD = 3.6 V
RL = 3 Ω, THD = 10%, PVDD = 2.5 V
POUT = 1.4 W into 8 Ω, PVDD = 5.0 V
POUT = 2.8 W into 3 Ω, PVDD = 5.0 V
POUT = 1 W into 8 Ω, f = 1 kHz,
PVDD = 5.0 V
1.35 W
0.70 W
0.32 W
1.70 W
0.86 W
0.4 W
2.22 W
1.12 W
0.51 W
2.8 W
1.42 W
0.64 W
3.00 W
1.51 W
0.68 W
3.77 W
1.90 W
0.86 W
89 %
82 %
0.01 %
POUT = 0.5 W into 8 Ω, f = 1 kHz,
PVDD = 3.6 V
0.01 %
Input Common-Mode Voltage
Range
VCM
1.0 PVDD − 1 V
Common-Mode Rejection Ratio
Average Switching Frequency
Clock Frequency
Differential Output Offset Voltage
POWER SUPPLY
CMRRGSM
fSW
fOSC
VOOS
VCM = 100 mV rms at 1 kHz
Gain = 6 dB
50
256
6.2
0.3 5.0
dB
kHz
MHz
mV
Supply Voltage Range
PVDD
Guaranteed from PSRR test
2.5
5.5 V
IOVDD
1.42 3.6 V
Power Supply Rejection Ratio
Supply Current, PVDD
PSRRGSM
ISYPVDD
VRIPPLE = 100 mV at 217 Hz, inputs are
ac-grounded, CIN = 0.1 µF
VIN = 0 V
No load, PVDD = 5.0 V
86
3.7
dB
mA
No load, PVDD = 3.6 V
3.1 mA
No load, PVDD = 2.5 V
2.9 mA
Supply Current, IOVDD
Shutdown Current, PVDD
Shutdown Current, IOVDD
ISYIOVDD
ISDPVDD
ISDIOVDD
RL = 8 Ω, PVDD = 5.0 V
RL = 8 Ω, PVDD = 3.6 V
RL = 8 Ω, PVDD = 2.5 V
IOVDD = 1.8 V
No BCLK, PVDD = 5.0 V
No BCLK, IOVDD = 1.8 V
3.8 mA
3.2 mA
2.9 mA
0.41 mA
0.1 µA
0.77 µA
Rev. 0 | Page 4 of 24
5 Page 
SSM4321
5.0
4.8
4.6
4.4
4.2
4.0 RL = 4Ω
3.8 RL = 8Ω
3.6
3.4
3.2 NO LOAD
3.0
2.5 3.0 3.5 4.0 4.5 5.0
SUPPLY VOLTAGE (V)
Figure 15. Quiescent Current vs. PVDD Supply Voltage, ADC Sense Enabled
3.0
2.8
2.6
2.4 RL = 8Ω
2.2
RL = 4Ω
2.0
1.8 NO LOAD
1.6
1.4
1.2
1.0
2.5 3.0 3.5 4.0 4.5 5.0
SUPPLY VOLTAGE (V)
Figure 16. Quiescent Current vs. PVDD Supply Voltage, ADC Sense Disabled
2.0 RL = 8Ω + 33µH
1.5
1.0
0.5
THD + N = 10%
THD + N = 1%
0
2.5 3.0 3.5 4.0 4.5 5.0
SUPPLY VOLTAGE (V)
Figure 17. Maximum Output Power vs. PVDD Supply Voltage, RL = 8 Ω
Data Sheet
3.0
RL = 4Ω + 15µH
2.5
2.0
1.5
THD + N = 10%
THD + N = 1%
1.0
0.5
0
2.5 3.0 3.5 4.0 4.5 5.0
SUPPLY VOLTAGE (V)
Figure 18. Maximum Output Power vs. PVDD Supply Voltage, RL = 4 Ω
4.0
RL = 3Ω + 7.5µH
3.5
3.0
THD + N = 10%
2.5
2.0
THD + N = 1%
1.5
1.0
0.5
0
2.5 3.0 3.5 4.0 4.5 5.0
SUPPLY VOLTAGE (V)
Figure 19. Maximum Output Power vs. PVDD Supply Voltage, RL = 3 Ω
0.7 RL = 8Ω + 33µH
0.6
0.5
PVDD = 3.6V
0.4
PVDD = 2.5V
0.3
PVDD = 5.0V
0.2
0.1
0
0 0.5 1.0 1.5 2.0 2.5
OUTPUT POWER (W)
Figure 20. Supply Current vs. Output Power into 8 Ω
3.0
Rev. 0 | Page 10 of 24
11 Page | ||
| Páginas | Total 25 Páginas | |
| PDF Descargar | [ Datasheet SSM4321.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SSM4321 | Mono 2.9 W Class-D Audio Amplifier | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |