Datenblatt-pdf.com


S-1317 Schematic ( PDF Datasheet ) - Seiko

Teilenummer S-1317
Beschreibung 100mA CMOS VOLTAGE REGULATOR
Hersteller Seiko
Logo Seiko Logo 




Gesamt 30 Seiten
S-1317 Datasheet, Funktion
S-1317 Series
5.5 V INPUT, 100 mA CMOS VOLTAGE REGULATOR
www.sii-ic.com
WITH 0.35 μA SUPER LOW CURRENT CONSUMPTION
© SII Semiconductor Corporation, 2016
Rev.1.0_00
The S-1317 Series, developed by using the CMOS technology, is a positive voltage regulator IC, which features super low
current consumption and low dropout voltage. This IC has low current consumption of 0.35 μA typ. and high-accuracy output
voltage of ±1.0%. It is most suitable for use in portable equipment and battery-powered devices.
Features
Output voltage:
Input voltage:
Output voltage accuracy:
Dropout voltage:
Current consumption during operation:
Output current:
Input capacitor:
Output capacitor:
Built-in overcurrent protection circuit:
Operation temperature range:
Lead-free (Sn 100%), halogen-free
1.0 V to 3.5 V, selectable in 0.05 V step
1.5 V to 5.5 V
±1.0% (1.0 V to 1.45 V output product: ±15 mV) (Ta = +25°C)
20 mV typ. (2.5 V output product, at IOUT = 10 mA) (Ta = +25°C)
0.35 μA typ. (Ta = +25°C)
Possible to output 100 mA (at VIN VOUT(S) + 1.0 V)*1
A ceramic capacitor can be used. (1.0 μF or more)
A ceramic capacitor can be used. (1.0 μF to 100 μF)
Limits overcurrent of output transistor.
Ta = 40°C to +85°C
*1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.
Applications
Constant-voltage power supply for battery-powered device
Constant-voltage power supply for portable communication device, digital camera, and digital audio player
Constant-voltage power supply for home electric appliance
Packages
SOT-23-5
HSNT-4(1010)
1






S-1317 Datasheet, Funktion
5.5 V INPUT, 100 mA CMOS VOLTAGE REGULATOR WITH 0.35 μA SUPER LOW CURRENT CONSUMPTION
S-1317 Series
Rev.1.0_00
Absolute Maximum Ratings
Table 5
(Ta = +25°C unless otherwise specified)
Item
Symbol
Absolute Maximum Rating
Unit
Input voltage
VIN
VSS 0.3 to VSS + 6.0
V
Output voltage
VOUT
VSS 0.3 to VIN + 0.3
V
Output current
IOUT
120 mA
Operation ambient temperature
Topr
40 to +85
°C
Storage temperature
Tstg
40 to +125
°C
Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical
damage. These values must therefore not be exceeded under any conditions.
Thermal Resistance Value
Table 6
Item
Symbol
Condition
Min. Typ. Max. Unit
Board A
192 − °C/W
Board B
160 − °C/W
SOT-23-5
Board C − − − °C/W
Board D − − − °C/W
Junction-to-ambient thermal resistance*1 θja
Board E
Board A
− − − °C/W
378 − °C/W
Board B
317 − °C/W
HSNT-4(1010) Board C − − − °C/W
Board D − − − °C/W
Board E − − − °C/W
*1. Test environment: compliance with JEDEC STANDARD JESD51-2A
Remark Refer to "Power Dissipation" and "Test Board" for details.
6

6 Page









S-1317 pdf, datenblatt
5.5 V INPUT, 100 mA CMOS VOLTAGE REGULATOR WITH 0.35 μA SUPER LOW CURRENT CONSUMPTION
S-1317 Series
Rev.1.0_00
Operation
1. Basic operation
Figure 9 shows the block diagram of the S-1317 Series to describe the basic operation.
The error amplifier compares the feedback voltage (Vfb) whose output voltage (VOUT) is divided by the feedback
resistors (Rs and Rf) with the reference voltage (Vref). The error amplifier controls the output transistor,
consequently, the regulator starts the operation that holds VOUT constant without the influence of the input voltage
(VIN).
VIN
Current
Supply
Vref
Error amplifier
+
Reference voltage
circuit
*1
Rf
Vfb
Rs
VOUT
VSS
*1. Parasitic diode
Figure 9
2. Output transistor
In the S-1317 Series, a low on-resistance P-channel MOS FET is used between the VIN pin and the VOUT pin as
the output transistor. In order to keep VOUT constant, the ON resistance of the output transistor varies appropriately
according to the output current (IOUT).
Caution Since a parasitic diode exists between the VIN pin and the VOUT pin due to the structure of the
transistor, the IC may be damaged by a reverse current if VOUT becomes higher than VIN.
Therefore, be sure that VOUT does not exceed VIN + 0.3 V.
3. Overcurrent protection circuit
The S-1317 Series has a built-in overcurrent protection circuit to limit the overcurrent of the output transistor.
When the VOUT pin is shorted to the VSS pin, that is, at the time of the output short-circuit, the output current is
limited to 60 mA typ. due to the overcurrent protection circuit operation. The S-1317 Series restarts regulating
when the output transistor is released from the overcurrent status.
Caution This overcurrent protection circuit does not work as for thermal protection. If this IC long keeps
short circuiting inside, pay attention to the conditions of input voltage and load current so that,
under the usage conditions including short circuit, the loss of the IC will not exceed power
dissipation.
12

12 Page





SeitenGesamt 30 Seiten
PDF Download[ S-1317 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
S-1312LOW CURRENT CONSUMPTION HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATORSeiko
Seiko
S-1312-CE1300 SERIES RECTANGULAR CONNECTORSHirose Electric
Hirose Electric
S-1312-CT1300 SERIES RECTANGULAR CONNECTORSHirose Electric
Hirose Electric
S-1312-H1300 SERIES RECTANGULAR CONNECTORSHirose Electric
Hirose Electric
S-1312-SB1300 SERIES RECTANGULAR CONNECTORSHirose Electric
Hirose Electric

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche