Datenblatt-pdf.com


SN74LS748 Schematic ( PDF Datasheet ) - Motorola Semiconductors

Teilenummer SN74LS748
Beschreibung 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
Hersteller Motorola Semiconductors
Logo Motorola Semiconductors Logo 




Gesamt 7 Seiten
SN74LS748 Datasheet, Funktion
10-LINE-TO-4-LINE
AND 8-LINE-TO-3-LINE
PRIORITY ENCODERS
The SN54 / 74LS147 and the SN54/ 74LS148 are Priority Encoders. They
provide priority decoding of the inputs to ensure that only the highest order
data line is encoded. Both devices have data inputs and outputs which are
active at the low logic level.
The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied
decimal zero condition does not require an input condition because zero is
encoded when all nine data lines are at a high logic level.
The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By
providing cascading circuitry (Enable Input EI and Enable Output EO) octal
expansion is allowed without needing external circuitry.
The SN54 / 74LS748 is a proprietary Motorola part incorporating a built-in
deglitcher network which minimizes glitches on the GS output. The glitch
occurs on the negative going transition of the EI input when data inputs 0 – 7
are at logical ones.
The only dc parameter differences between the LS148 and the LS748 are
that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on
the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a
fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148.
The only ac difference is that tPHL from EI to EO is changed from 40 to
45 ns.
SN54 / 74LS147
(TOP VIEW)
OUTPUT
INPUTS
OUTPUT
VCC NC D 3 2 1 9 A
16 15 14 13 12 11 10 9
D 32 1 9
4A
5 678C B
1 2 3 4 56 78
4 5 6 7 8 C B GND
INPUTS
OUTPUTS
SN54 / 74LS148
SN54 / 74LS748
(TOP VIEW)
OUTPUTS
VCC EO GS
16 15 14
3
13
INPUTS
21
12 11
OUTPUT
0 A0
10 9
EO GS 3 2 1
0
4 A0
5 6 7 EI A2 A1
1 2 3 4 56
78
4 5 6 7 E1 A2 A1 GND
INPUTS
OUTPUTS
FAST AND LS TTL DATA
5-245
SN54/74LS147
SN54/74LS148
SN54/74LS748
10-LINE-TO-4-LINE
AND 8-LINE-TO-3-LINE
PRIORITY ENCODERS
LOW POWER SCHOTTKY
16
1
J SUFFIX
CERAMIC
CASE 620-09
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXD SOIC






SN74LS748 Datasheet, Funktion
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
-A-
16 9
-B-
P 0.25 (0.010) M
BM
1
8 PL
8
G
-T-
D16 PL
0.25 (0.010) M T B S
AS
C
SEATING
PLANE
K
R X 45°
MF
J
Case 648-08 N Suffix
16-Pin Plastic
-A-
16 9
B
18
F
C
S
-T-
SEATING
PLANE
L
H
G
D 16 PL
K
0.25 (0.010) M T A M
J
M
Case 620-09 J Suffix
-A- 16-Pin Ceramic Dual In-Line
16 9
-B-
18
CL
-T-
SEATING
PLANE
F
E
G
D 16 PL
N
0.25 (0.010) M T A S
K
M
J 16 PL
0.25 (0.010) M T B S
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. 751BĆ01 IS OBSOLETE, NEW STANDARD
751BĆ03.
DIM
A
B
C
D
F
G
J
K
M
P
R
MILLIMETERS
MIN MAX
9.80
10.00
3.80
4.00
1.35
1.75
0.35
0.49
0.40
1.25
1.27 BSC
0.19
0.25
0.10
0°Ă
0.25
7°Ă
5.80
6.20
0.25
0.50
INCHES
MIN MAX
0.386
0.393
0.150
0.157
0.054
0.068
0.014
0.019
0.016
0.049
0.050 BSC
0.008
0.009
0.004
0°Ă
0.009
7°Ă
0.229
0.244
0.010
0.019
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L" TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B" DOES NOT INCLUDE MOLD
FLASH.
5. ROUNDED CORNERS OPTIONAL.
6. 648Ć01 THRU Ć07 OBSOLETE, NEW STANDARD
648Ć08.
DIM
A
B
C
D
F
G
H
J
K
L
M
S
MILLIMETERS
MIN MAX
18.80
19.55
6.35
6.85
3.69
4.44
0.39
0.53
1.02
1.77
2.54 BSC
1.27 BSC
0.21
0.38
2.80
3.30
7.50
0°
7.74
10°
0.51
1.01
INCHES
MIN MAX
0.740
0.770
0.250
0.270
0.145
0.175
0.015
0.021
0.040
0.070
0.100 BSC
0.050 BSC
0.008
0.015
0.110
0.130
0.295
0°
0.305
10°
0.020
0.040
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
4. DIM F MAY NARROW TO 0.76 (0.030) WHERE
THE LEAD ENTERS THE CERAMIC BODY.
5. 620Ć01 THRU Ć08 OBSOLETE, NEW STANDARD
620Ć09.
DIM
A
B
C
D
E
F
G
J
K
L
M
N
MILLIMETERS
MIN MAX
19.05 19.55
6.10
7.36
Ċ 4.19
0.39
0.53
1.27 BSC
1.40
1.77
2.54 BSC
0.23
0.27
Ċ 5.08
7.62 BSC
0° 15°
0.39
0.88
INCHES
MIN MAX
0.750
0.770
0.240
0.290
Ċ 0.165
0.015
0.021
0.050 BSC
0.055
0.070
0.100 BSC
0.009
0.011
Ċ 0.200
0.300 BSC
0° 15°
0.015
0.035
FAST AND LS TTL DATA
5-250

6 Page







SeitenGesamt 7 Seiten
PDF Download[ SN74LS748 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
SN74LS74810-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERSMotorola Semiconductors
Motorola Semiconductors
SN74LS74ALOW POWER SCHOTTKYON Semiconductor
ON Semiconductor
SN74LS74ADUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPMotorola Semiconductors
Motorola Semiconductors
SN74LS74ADual D-Type Positive-Edge -Triggered Flip-Flops With Preset And ClearTexas Instruments
Texas Instruments

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche