Datenblatt-pdf.com


9DBV0541 Schematic ( PDF Datasheet ) - IDT

Teilenummer 9DBV0541
Beschreibung 5 O/P 1.8V PCIe Gen1-2-3 Fan-out Buffer
Hersteller IDT
Logo IDT Logo 




Gesamt 16 Seiten
9DBV0541 Datasheet, Funktion
5 O/P 1.8V PCIe Gen1-2-3 Fan-out Buffer
w/Zo=100ohms
9DBV0541
DATASHEET
Description
The 9DBV0541 is a member of IDT's 1.8V Very-Low-Power
(VLP) PCIe family. It has integrated terminations for direct
connection to 100ohm transmission lines. The device has 5
output enables for clock management, and 3 selectable
SMBus addresses.
Recommended Application
1.8V PCIe Gen1-2-3 Fan-out Buffer (FOB)
Output Features
5 – 1-200MHz Low-Power (LP) HCSL DIF pairs
w/Zo=100
Key Specifications
DIF additive cycle-to-cycle jitter <5ps
DIF output-to-output skew < 50ps
DIF additive phase jitter is <100fs rms for PCIe Gen3
DIF additive phase jitter <300fs rms for SGMII
Features/Benefits
Integrated terminations; save 36 resistors compared to
standard HCSL outputs
50mW typical power consumption; minimal power
consumption
OE# pins; support DIF power management
HCSL compatible differential input; can be driven by
common clock sources
Programmable Slew rate for each output; allows tuning for
various line lengths
Programmable output amplitude; allows tuning for various
application environments
1MHz to 200MHz operating frequency
3.3V tolerant SMBus interface works with legacy controllers
Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
Device contains default configuration; SMBus interface not
required for device operation
Space saving 32-pin 5x5mm VFQFPN; minimal board
space
Block Diagram
vOE(4:0)#
CLK_IN
CLK_IN#
vSADR
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
5
CONTROL
LOGIC
DIF4
DIF3
DIF2
DIF1
DIF0
9DBV0541 REVISION B 08/28/14 1 ©2014 Integrated Device Technology, Inc.






9DBV0541 Datasheet, Funktion
9DBV0541 DATASHEET
Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating
Conditions
TA = TCOM or TIND; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS NOTES
Supply Voltage
VDDx
Supply voltage for core and analog
Ambient Operating
Temperature
Input High Voltage
Input Mid Voltage
Input Low Voltage
Input Current
Input Frequency
Pin Inductance
Capacitance
Clk Stabilization
TCOM
TIND
VIH
VIM
VIL
IIN
IINP
Fin
Lpin
CIN
CINDIF_IN
COUT
TSTAB
Commmercial range
Industrial range
Single-ended inputs, except SMBus
Single-ended tri-level inputs ('_tri' suffix)
Single-ended inputs, except SMBus
Single-ended inputs, VIN = GND, VIN = VDD
Single-ended inputs
VIN = 0 V; Inputs with internal pull-up resistors
VIN = VDD; Inputs with internal pull-down resistors
Logic Inputs, except DIF_IN
DIF_IN differential clock inputs
Output pin capacitance
From VDD Power-Up and after input clock
stabilization or de-assertion of PD# to 1st clock
Input SS Modulation
Frequency PCIe
fMODINPCIe
Allowable Frequency for PCIe Applications
(Triangular Modulation)
Input SS Modulation
Frequency non-PCIe
fMODIN
Allowable Frequency for non-PCIe Applications
(Triangular Modulation)
OE# Latency
tLATOE#
DIF start after OE# assertion
DIF stop after OE# deassertion
Tdrive_PD#
tDRVPD
DIF output enable after
PD# de-assertion
Tfall
Trise
SMBus Input Low Voltage
SMBus Input High Voltage
SMBus Output Low Voltage
SMBus Sink Current
Nominal Bus Voltage
SCLK/SDATA Rise Time
SCLK/SDATA Fall Time
SMBus Operating
Frequency
tF
tR
VILSMB
VIHSMB
VOLSMB
IPULLUP
VDDSMB
tRSMB
tFSMB
fMAXSMB
Fall time of single-ended control inputs
Rise time of single-ended control inputs
VDDSMB = 3.3V, see note 4 for VDDSMB < 3.3V
VDDSMB = 3.3V, see note 5 for VDDSMB < 3.3V
@ IPULLUP
@ VOL
Bus Voltage
(Max VIL - 0.15) to (Min VIH + 0.15)
(Min VIH + 0.15) to (Max VIL - 0.15)
Maximum SMBus operating frequency
1Guaranteed by design and characterization, not 100% tested in production.
2Control input must be monotonic from 20% to 80% of input swing.
3Time from deassertion until outputs are >200 mV
4 For VDDSMB < 3.3V, VILSMB <= 0.35VDDSMB
5 For VDDSMB < 3.3V, VIHSMB >= 0.65VDDSMB
6DIF_IN input
7The differential input clock must be running for the SMBus to be active
1.7
0
-40
0.75 VDD
0.4 VDD
-0.3
-5
-200
1
1.5
1.5
30
0
1
2.1
4
1.7
1.8 1.9 V
25 70 °C
25 85 °C
VDD + 0.3
0.6 VDD
0.25 VDD
5
V
V
V
uA
1
1
200 uA
200 MHz 2
7 nH 1
5 pF 1
2.7 pF 1,6
6 pF 1
1 ms 1,2
33 kHz
66 kHz
3 clocks 1,3
300 us 1,3
5
5
0.8
3.3
0.4
3.6
1000
300
ns
ns
V
V
V
mA
V
ns
ns
2
2
4
5
1
1
400 kHz 7
5 O/P 1.8V PCIE GEN1-2-3 FAN-OUT BUFFER W/ZO=100OHMS
6
REVISION B 08/28/14

6 Page









9DBV0541 pdf, datenblatt
9DBV0541 DATASHEET
SMBus Table: Revision and Vendor ID Register
Byte 5
Name
Control Function
Bit 7
RID3
Bit 6
Bit 5
RID2
RID1
Revision ID
Bit 4
RID0
Bit 3
VID3
Bit 2
Bit 1
VID2
VID1
VENDOR ID
Bit 0
VID0
Type
R
R
R
R
R
R
R
R
01
A rev = 0000
0001 = IDT
Default
0
0
0
0
0
0
0
1
SMBus Table: Device Type/Device ID
Byte 6
Name
Bit 7
Device Type1
Bit 6
Device Type0
Bit 5
Device ID5
Bit 4
Device ID4
Bit 3
Device ID3
Bit 2
Device ID2
Bit 1
Device ID1
Bit 0
Device ID0
Control Function
Device Type
Device ID
Type
R
R
R
R
R
R
R
R
01
00 = FG, 01 = DB
10 = DM, 11= DB fanout only
000101 binary or 05 hex
Default
1
1
0
0
0
1
0
1
SMBus Table: Byte Count Register
Byte 7
Name
Bit 7
Bit 6
Bit 5
Bit 4
BC4
Bit 3
BC3
Bit 2
BC2
Bit 1
BC1
Bit 0
BC0
Control Function
Reserved
Reserved
Reserved
Byte Count Programming
Type
0
1
RW
RW Writing to this register will configure how
RW many bytes will be read back, default is
RW = 8 bytes.
RW
Default
0
0
0
0
1
0
0
0
5 O/P 1.8V PCIE GEN1-2-3 FAN-OUT BUFFER W/ZO=100OHMS
12
REVISION B 08/28/14

12 Page





SeitenGesamt 16 Seiten
PDF Download[ 9DBV0541 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
9DBV05415 O/P 1.8V PCIe Gen1-2-3 Fan-out BufferIDT
IDT

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche