Datenblatt-pdf.com

SC9256S Schematic ( Datenblatt PDF ) - Silan Semiconductors

Teilenummer SC9256S
Beschreibung PLL FOR DIGITAL TUNING SYSTEM
Hersteller Silan Semiconductors
Logo Silan Semiconductors Logo 



Gesamt 22 Seiten
		
SC9256S Datasheet, Funktion
SC9256
PLL FOR DIGITAL TUNING SYSTEM
DESCRIPTION
The SC9256 is phase-locked loop (PLL) LSIs for digital tuning
systems (DTS) with built in 2 modulus prescalers.
All functions ate controlled through 3 serial bus lines. These LSIs are
used to configure high-performance digital tuning system.
DIP-16-300-2.54
FEATURES
* Optimal for configuring digital tuning systems in high-fi tuners and
car stereos.
* Built-in prescalers. Operate at input frequency ranging from 30~150
MHz during FMIN input (with 2 modulus prescaler) and at
0.5~40MHz during AMIN input (with 2 modulus prescaler or direct
dividing).
* 16 bit programmable counter, dual parallel output phase
comparator, crystal oscillator and reference counter.
* 3.6MHz, 4.5MHz, 7.2MHz or 10.8MHz crystal oscillators can be
used.
* 15 possible reference frequencies. ( When using 4.5MHz crystal)
* Built-in 20 bit general-purpose counter for such uses as measuring
intermediate frequencies (IFIN1 and IFIN2)
* High-precision (±0.55~±7.15µs) PLL phase error detection.
* Numerous general-purpose I/O pins for such uses as peripheral
circuit control.
* All functions controlled through 3 serial bus lines.
*CMOS structure with operating power supply range of
VDD=5.0±0.5V.
SOP-16-300-1.27
* 3 N-channel open-drain output
ports (OFF withstanding voltage:
12V) for such uses as control
signal output.
* Standby mode function (turns off
FM, AM and IF amps) to save
current consumption.
ORDERING INFORMATION
Device
SC9256
SC9256S
Package
DIP-16-300-2.54
SOP-16-300-1.27
BLOCK DIAGRAM
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.1 2002.08.14
Page 1 of 22






SC9256S Datasheet, Funktion
SC9256
Register assignments
Address=D0H
LSB
LSB
P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 R0 R1 R2 R3 FM MODE OSC1 OSC2
Address=D2H
Programmable counter data
(*2)
Reference
frequency
code data
Programmable
counter
mode
Crystal
oscillator
selection bits
G0 G1 -- IF1 IF2 O4C DOHZ RESET START TEST XT
Gate
time
select
I/O port
CLK
bit
RESET
bit
TEST
bit
and general-purpose
counter switching bits
DOHZ
bit
START
bit
-- -- M5 M6 O1 O2 O3 O4 -- -- --
Also used as
general-purpose
counter input
selection bits
I/O port control
Output port output data
O5 O6
Address=D1H
LSB
f0 f1 f2 f3 f4 f5 f6 f7 f8 f9 f10 f11 f12 f13 f14 f15 f16 f17 f18 f19 OVER BUSY "0" "0"
Address=D3H
General-purpose counter data
Not
used
ENA- UN
BLE LOCK
PE1
PE2
PE3
Lock detection data
"0"
"0" "0" "0"
Not used
"0"
0 0 0 M5 M6 O1 O2 O3 O4
I/O port control data
Output data
0
0 0 I5
Input data
I6
When power is turned on, the input registers are set as shown below.
Address=D0H
LSB
MSB
(*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) (*1) 1 1 1 1 1 1 0 0
Address=D2H
000000000000000000000000
Note: 1. Data are undefined.
2. Set data to “0”for test bit.
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.1 2002.08.14
Page 6 of 22

6 Page







SC9256S pdf, datenblatt
SC9256
2. General-purpose counter circuit configuration
The general-purpose counter section consists of input amps, a gate time control circuit and a 20 bit binary
counter.
IFIN1
Amp
f0-f19
OVER
20bit binary counter Overflow detection
IFIN2
SCIN
(CMOS input)
Cycle measurement
pulse
Gate
Gate time control circuit
fXT
SC IF1 IF2
START
G0 G1 BUSY
Fig.5
3. General-purpose counter measurement timing
PERIOD
End
T1
IFIN1 OR
IFIN2
START bit set to "1"
BUSY bit
Gate
T2
Binary
counter
input
Clock pulse to be measured
Frequency measurement timing chart
0<T10.25(µs), 0<T2 1 (ms)
Note: 1. IFIN1 and IFIN2 input have built-in amps. Data are input by capacitor coupling. FMIN and AMIN operate
at low amplitude.
General-purpose I/O ports
These LSIs feature general-purpose output and I/O ports which are controlled through the serial ports.
Input/output form
port
Input/output configuration
Output port
Dedicated: 4 ports
N channel open-drain output
I/O ports
Dedicated: 1 port,
CMOS input/output
Maximum: 5 ports
1. General-purpose output ports (OT-1~OT-4)
Pins OT-1~OT-4 are general-purpose dedicated output ports. They have such uses as control signal output.
They are configured for N channel open-drain output and have an off withstanding voltage of 12V.
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.1 2002.08.14
Page 12 of 22

12 Page


SeitenGesamt 22 Seiten
PDF Download[ SC9256S.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
SC9256PLL FOR DIGITAL TUNING SYSTEMSilan Semiconductors
Silan Semiconductors
SC9256SPLL FOR DIGITAL TUNING SYSTEMSilan Semiconductors
Silan Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com    |   2019   |  Kontakt  |   Suche