|
|
PDF 74LV138 Data sheet ( Hoja de datos )
| Número de pieza | 74LV138 | |
| Descripción | 3-to-8 line decoder/demultiplexer | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LV138 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
74LV138
3-to-8 line decoder/demultiplexer; inverting
Rev. 4 — 4 March 2016
Product data sheet
1. General description
The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible
with 74HC138 and 74HCT138.
The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted
address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive
active LOW outputs (Y0 to Y7).
There are three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3).
Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel expansion of the device to a 1-of-32
(5 lines to 32 lines) decoder with just four 74LV138 devices and one inverter. The
74LV138 can be used as an eight output demultiplexer by using one of the active LOW
enable inputs as the data input and the remaining enable inputs as strobes. Unused
enable inputs must be permanently tied to their appropriate active HIGH or LOW state.
2. Features and benefits
Wide operating voltage: 1.0 V to 5.5 V
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and
Tamb = 25 C
Demultiplexing capability
Multiple input enable for easy expansion
Ideal for memory chip select decoding
Active LOW mutually exclusive outputs
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
1 page  
NXP Semiconductors
74LV138
3-to-8 line decoder/demultiplexer; inverting
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
VCC supply voltage[1]
VI input voltage
VO output voltage
Tamb
t/V
ambient temperature
input transition rise and fall rate VCC = 1.0 V to 2.0 V
VCC = 2.0 V to 2.7 V
VCC = 2.7 V to 3.6 V
VCC = 3.6 V to 5.5 V
Min Typ Max Unit
1.0 3.3 5.5 V
0
-
VCC
V
0
-
VCC
V
40 +25 +125 C
- - 500 ns/V
- - 200 ns/V
- - 100 ns/V
- - 50 ns/V
[1] The static characteristics are guaranteed from VCC = 1.2 V to VCC = 5.5 V, but LV devices are guaranteed to function down to
VCC = 1.0 V (with input levels GND or VCC).
9. Static characteristics
Table 6. Static characteristics
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
VIH HIGH-level input voltage VCC = 1.2 V
VCC = 2.0 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
VIL LOW-level input voltage VCC = 1.2 V
VCC = 2.0 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
VOH HIGH-level output voltage VI = VIH or VIL
lO = 100 A; VCC = 1.2 V
lO = 100 A; VCC = 2.0 V
lO = 100 A; VCC = 2.7 V
lO = 100 A; VCC = 3.0 V
lO = 100 A; VCC = 4.5 V
lO = 6 mA; VCC = 3.0 V
lO = 12 mA; VCC = 4.5 V
40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
0.9 - - 0.9 - V
1.4 - - 1.4 - V
2.0 - - 2.0 - V
0.7VCC
-
-
-
- 0.7VCC - V
0.3 - 0.3 V
- - 0.6 - 0.6 V
- - 0.8 - 0.8 V
- - 0.3VCC - 0.3VCC V
- 1.2 - - - V
1.8 2.0
-
1.8
-V
2.5 2.7
-
2.5
-V
2.8 3.0
-
2.8
-V
4.3 4.5
-
4.3
-V
2.4 2.82
-
2.2
-V
3.6 4.2
-
3.5
-V
74LV138
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 4 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
5 of 16
5 Page 
NXP Semiconductors
74LV138
3-to-8 line decoder/demultiplexer; inverting
76623 SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJH OHDGV ERG\ZLGWKPP
627
'
\
=
F
( $
;
+( Y 0 $
SLQLQGH[
H
Z 0
ES
$
$
4
$
$
/S
/
GHWDLO;
ș
PP
VFDOH
',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
PP
' ( H
+(
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
,(&
5()(5(1&(6
-('(&
-(,7$
627
02
/ /S 4 Y Z \ = ș
R
R
(8523($1
352-(&7,21
,668('$7(
Fig 11. Package outline SOT403-1 (TSSOP16)
74LV138
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 4 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
11 of 16
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet 74LV138.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LV132 | Quad 2-input NAND Schmitt-trigger |  Philips |
| 74LV132A | QUADRUPLE 2-INPUT NAND GATES |  Diodes |
| 74LV138 | 3-to-8 line decoder/multiplexer; inverting | Philips |
| 74LV138 | 3-to-8 line decoder/demultiplexer | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |