|
|
Número de pieza | 74LVC543 | |
Descripción | Octal D-type registered transceiver | |
Fabricantes | Philips | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de 74LVC543 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
No Preview Available ! Philips Semiconductors
Octal D-type registered transceiver; 3-state
Product Specification
74LVC543
FEATURES
• Wide supply voltage range of
1.2 V to 3.6 V
• In accordance with JEDEC
standard no. 8-1A.
• CMOS low power consumption
• Direct interface with TTL levels
• Combines 74LVC245 and
74LVC373 type functions in
one chip
• 8-bit octal transceiver with
D-type latch
• Back-to-back registers for
storage
• Seperate controls for data flow
in each direction
• 3-state non-inverting outputs
for bus oriented applications
DESCRIPTION
The 74LVC543 is a
high-performance, low-power,
low-voltage, Si-gate CMOS device
and superior to most advanced
CMOS compatible TTL families.
The 74LVC543 is an octal registered
transceiver containing two sets of
D-type latches for temporary storage
of the data flow in either direction.
Seperate latch enable (LEAB, LEBA)
and output enable (OEAB, OEBA)
inputs are provided for each register
to permit independent control of
inputting and outputting in either
direction of the data flow.
The ’543 contains eight D-type
latches, with seperate inputs and
controls for each set. For data flow
from A to B, for example, the A-to-B
enable (EAB) input must be LOW in
order to enter data from A0-A7 or
take data from B0-B7, as indicated in
the function table. With EAB LOW, a
LOW signal on the A-to-B latch
enable (LEAB) input makes the
A-to-B latches transparent; a
subsequent LOW-to HIGH transition
of the LEAB signal puts the A data
into the latches where it is stored
and the B outputs no longer change
with the A inputs. With EAB and OEAB
both low, the 3-state B output
buffers are active and display the
data present at the outputs of the A
latches
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf ≤ 2.5 ns
SYMBOL
PARAMETER
CONDITIONS TYPICAL UNIT
tPHL/tPLH
CI
CI/O
CPD
propagation delay
An to Bn
input capacitance
CL = 50 pF
VCC = 3.3 V
input/output capacitance
power dissipation
capacitance per latch
notes 1 and 2
5.4
5.0
10
33
ns
pF
pF
pF
Notes to the quick reference data
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD x VCC2 x fi + Σ (CL x VCC2 x fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
Σ (CL x VCC2 x fo) = sum of outputs.
2. The condition is VI = GND to VCC.
ORDERING INFORMATION
PACKAGES
TYPE NUMBER
PINS PACKAGE MATERIAL
CODE
74LVC543D 24
SO
plastic
SO20/SOT137
74LVC543DB 24 SSOP
plastic SSOP20/SOT340
74LVC543PW 24 TSSOP
plastic SSOP20/SOT355
PINNING
PIN SYMBOL
NAME AND FUNCTION
1
2
3, 4, 5, 6, 7,
8, 9, 10
LEBA
OEBA
A0 to A7
’B’ to ’A’ latch enable input (active LOW)
’B’ to ’A’ output enable input (active LOW)
’A’ data inputs/outputs
11 EAB ’B’ to ’A’ enable input (active LOW)
12
GND
ground (0 V)
22, 21, 20, 19,
18, 17, 16, 15
B0 to B7
’B’ data inputs/outputs
13
OEAB
’A’ to ’B’ output enable input (active LOW)
14
LEAB
’A’ to ’B’ latch enable input (active LOW)
23 EBA ’A’ to ’B’ enable input (active LOW)
24 VCC positive supply voltage
March 1993
1
1 page Philips Semiconductors
Octal registered transceiver; 3-state
Objective Specification
74LVC543
DC CHARACTERISTICS FOR THE LVC FAMILY
Over recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
SYMBOL PARAMETER
Tamb (°C)
−40 to +85
MIN. TYP. MAX.
VIH
HIGH level input
voltage
VCC − −
2.0 − −
VIL
LOW level input
voltage
− − GND
− − 0.8
VCC − 0.5 −
−
VOH
HIGH level output
voltage
VCC − 0.2 VCC
VCC − 0.6 −
−
−
VCC − 1.0 −
−
VOL
LOW level output
voltage
− − 0.40
− − 0.20
− − 0.55
Il
input leakage
current
− ±0.1 ±5
IIHZ/IILZ
input current for
common I/O pins
− ±0.1 ±15
IOZ
3-state output
OFF-state current
− 0.1 ±10
ICC
quiescent supply
current
− 0.1 20
additional quiescent
∆ICC supply current given
per input pin
−
5 500
UNIT
V
V
V
V
µA
µA
µA
µA
µA
TEST CONDITIONS
VCC
(V)
VI
OTHER
1.2
2.7 to 3.6
1.2
2.7 to 3.6
2.7
3.0
3.0
VIH or VIL
3.0
2.7
3.0 VIH or VIL
3.0
IO = −12 mA
IO = −100 µA
IO = −12 mA
IO = −24 mA
IO = 12 mA
IO = 100 µA
IO = 24 mA
3.6 5.5 V or GND not for I/O pins
3.6 VCC or GND
3.6 VIH or VIL
VO = VCC or GND
3.6 VCC or GND IO = 0
2.7 to 3.6 VCC − 0.6 V IO = 0
Note: All typical values are measured at VCC = 3.3 V and Tamb = 25 °C.
March 1993
5
5 Page |
Páginas | Total 9 Páginas | |
PDF Descargar | [ Datasheet 74LVC543.PDF ] |
Número de pieza | Descripción | Fabricantes |
74LVC540A | OCTAL BUFFER/ LINE DRIVER | Diodes |
74LVC540A | Low-Voltage CMOS Octal Buffer Flow Through Pinout | ON Semiconductor |
74LVC541A | Octal buffer/line driver | NXP Semiconductors |
74LVC541A | Octal buffer/line driver | Philips |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |